Amendments to the claims:

Please cancel claims 3 and 11, amend claims 1 and 9, and add new claims 21 and 22 as shown in the following listing of claims. This listing of claims will replace all prior versions, and listings, of claims in the application.

- 1 1. (currently amended) An integrated circuit comprising:
- a substrate; and
- a high electron mobility transistor formed on the substrate, the high
- 4. electron mobility transistor including a source electrode, a drain electrode and a
- 5 gate electrode, the high electron mobility transistor having an increased
- 6 gate-to-drain etch recess spacing, wherein the increased gate-to-drain etch recess
- 7 spacing is at least four microns, the increased gate-to-drain etch recess spacing
- 8 proving a greater protection for the high electron mobility transistor from an
- 9 electrostatic discharge on the drain electrode.
- 1 2. (original) The integrated circuit of claim 1 wherein the high electron
- 2 mobility transistor includes an enhancement mode pseudomorphic high electron
- 3 mobility transistor.
- 1 3. (canceled).
- 1 4. (original) The integrated circuit of claim 1 further comprising a second
- 2 high electron mobility transistor formed on the substrate on a signal path between
- an input node and an output node, the second high electron mobility transistor
- 4 having a second gate-to-drain etch recess spacing, the gate-to-drain etch recess
- spacing of the high electron mobility transistor being wider than the second gate-
- 6 to-drain etch recess spacing of the second high electron mobility transistor.
- 1 5. (original) The integrated circuit of claim 4 wherein a width of the gate
- 2 electrode of the high electron mobility transistor is wider than a width of a gate
- 3 electrode of the second high electron mobility transistor.

- 1 6. (original) The integrated circuit of claim 1 further comprising a resistor
- 2 formed over the substrate connected to the drain electrode of the high electron
- 3 mobility transistor, the resistor being made of a semiconductor material.
- 7. (original) The integrated circuit of claim 1 further comprising a reverse
- 2 biased Schottky diode formed over the substrate connected to the drain electrode
- 3 of the high electron mobility transistor, the reverse biased Schottky diode being
- 4 configured to have an increased anode-to-cathode etch recess spacing to provide
- 5 protection for the reverse biased Schottky diode from a positive electrostatic
- 6 discharge.
- 1 8. (original) The integrated circuit of claim 7 wherein the reverse biased
- 2 Schottky diode is structurally configured to turn on prior to the high electron
- 3 mobility transistor when a negative electrostatic discharge is applied to the drain
- 4 electrode of the high electron mobility transistor.
- 9. (currently amended) A method for fabricating an integrated circuit with at
- 2 least one high electron mobility transistor, the method comprising:
- 3 proving a substrate; and
- forming a high electron mobility transistor with a source electrode,
- a drain electrode and a gate electrode on the substrate, including creating an
- 6 increased gate-to-drain etch recess spacing of at least four microns, the increased
- 7 gate-to-drain ctch recess spacing proving a greater protection for the high electron
- 8 mobility transistor from an electrostatic discharge on the drain electrode.
- 1 10. (original) The method of claim 9 wherein the forming of the high electron
- 2 mobility transistor includes forming an enhancement mode pseudomorphic high
- 3 electron mobility transistor on the substrate.
- ı il. (canceled).

SENT BY: WILSON & HAM;

- 1 12. (original) The method of claim 9 further comprising forming a second high
- 2 electron mobility transistor on the substrate on a signal path between an input
- 3 node and an output node, the second high electron mobility transistor having a
- 4 second gate-to-drain etch recess spacing, the gate-to-drain etch recess spacing of
- 5 the high electron mobility transistor being wider than the second gate-to-drain
- 6 etch recess spacing of the second high electron mobility transistor.
- 1 13. (original) The method of claim 12 wherein the forming the high electron
- 2 mobility transistor includes creating the gate electrode with a width that is wider
- than a width of a gate electrode of the second high electron mobility transistor.
- 1 14. (original) The method of claim 9 further comprising forming a resistor
- 2 over the substrate connected to the drain electrode of the high electron mobility
- 3 transistor, the resistor being made of a semiconductor material.
- 1 15. (original) The method of claim 9 further comprising forming a reverse
- biased Schottky diode over the substrate connected to the drain electrode of the
- 3 high electron mobility transistor, including creating an increased anode-to-cathode
- 4 etch recess spacing to provide protection for the reverse biased Schottky diode
- 5 from a positive electrostatic discharge.
- 1 16. (original) An integrated circuit comprising:
- 2 an insulating substrate;
- a first high electron mobility transistor formed on the insulating
- 4 substrate, the first high electron mobility transistor having a first gate-to-drain etch
- 5 recess spacing; and
- a second high electron mobility transistor formed on the insulating
- 7 substrate, the second high electron mobility transistor having a second
- 8 gate-to-drain etch recess spacing that is wider than the first gate-to-drain etch
- 9 recess spacing of the first high electron mobility transistor to provide a greater
- 10 protection for the second high electron mobility transistor from an electrostatic
- 11 discharge.

- 1 17. (original) The integrated circuit of claim 16 wherein the second gate-to-
- drain etch recess spacing of the second high electron mobility transistor is at least
- 3 four microns.
- 1 18. (original) The integrated circuit of claim 16 wherein a width of a gate
- 2 electrode of the second high electron mobility transistor is wider than a width of a
- 3 gate electrode of the first high electron mobility transistor.
- 1 19. (original) The integrated circuit of claim 16 further comprising a resistor
- 2 formed over the substrate connected to a drain electrode of the second high
- 3 electron mobility transistor, the resistor being made of a semiconductor material.
- 1 20. (original) The integrated circuit of claim 16 further comprising a reverse
- 2 biased Schottky diode formed over the insulating substrate connected to the
- 3 second high electron mobility transistor, the reverse biased Schottky diode being
- 4 configured to have an anode-to-cathode etch recess spacing that is wider than the
- 5 first gate-to-drain etch recess spacing of the first high electron mobility transistor
- 6 to provide protection for the reverse biased Schottky diode from the positive
- 7 electrostatic discharge.

- 1 21. (new) A method for fabricating an integrated circuit with at least one high electron mobility transistor, the method comprising:
- 3 proving a substrate;
- 4 forming a high electron mobility transistor with a source electrode,
- 5 a drain electrode and a gate electrode on the substrate, including creating an
- 6 increased gate-to-drain etch recess spacing, the increased gate-to-drain etch recess
- 7 spacing proving a greater protection for the high electron mobility transistor from
- 8 an electrostatic discharge on the drain electrode; and
- 6 forming a second high electron mobility transistor on the substrate
- on a signal path between an input node and an output node, the second high
- electron mobility transistor having a second gate-to-drain etch recess spacing, the
- 12 gate-to-drain etch recess spacing of the high electron mobility transistor being
- 13 wider than the second gate-to-drain etch recess spacing of the second high
- 14 electron mobility transistor.
- 1 22. (new) The method of claim 21 wherein the forming the high electron
- 2 mobility transistor includes creating the gate electrode with a width that is wider
- 3 than a width of a gate electrode of the second high electron mobility transistor.